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Abstract
Switched mode power supplies offer many advantages, one of those is
the high efficiency factor. They can be implemented with analog compo-
nents or digitally such as microcontroller, digital signal processor (DSP) or
FPGA. Digital controllers have advantages over its analog, such as changing
the calculated coefficient whenever needed without any change in hardware,
reduction number of components and protection against noise. The digital
control of power electronic converters consist operation, modeling and con-
trol of converters.
This thesis is focused on the analysis, modeling, design and implement of
digital current control of the Boost converter by FPGA. The current con-
trol of a Boost converter has various applications. One of those applications
is the photovoltaic system using solar panels. In this system, solar panels
absorb the sunlight and creates an electricity direct current (DC). Then it
converts to an alternating current (AC) using an inverter. So the purpose of
the Boost converter as a part of the PV system is to increase and regulate
the amount taken from the solar panels to feed the inverter. The another
example appears in the power factor correction (PFC) converters used as
first stage in switched mode power supplies. So using a Boost PFC needs to
control the input current, because of being the sinusoidal transitory current
after power returns. Therefore it realizes by averaged current mode control.
xii ABSTRACT
Chapter 1
Introduction
Control and regulate of electric current is required in many applications
which is provided by a Boost converter. In this chapter consider two appli-
cations such as photovoltaic system and PFC.
1.1 Photovoltaic system
A photovoltaic system is a power system consist of solar panels which
convert the energy in photons of light into an electrical voltage and current by
semiconductor materials related to the solid state technologies. PV systems
have different sizes [1]. According to needed application, they can be small
such as rooftop-mounted or can be large such as utility-grid. The grid-
connected PV systems can be produced AC power by synchronizing to an
electric utility grid [2]. In this power system, the function based on convert
the DC power generated by PV panels into AC power. The grid-connected
PV system on constructions bring electric generation to the load for usage.
The load is a domestic appliance, for example might be a battery or a dc
motor. In fig. 1.1 shows a schematic of connecting the solar panels into the
utility grid. If after the module sitting in the sun, not connected a load, no
power is delivered to load by the module. Because of being the zero output
voltage in case of the module short-circuit, and no flow the current in case
1
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Power
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Interface
IPV
+
−
VPV
Photovoltaic
PV array
Ac grid
PPV PPV Utility grid
Load
Figure 1.1: Grid-connected PV system
of open-circuit. Therefore by connecting a load, the power will be delivered
because of existing the current and voltage. The same voltage and current
runs across the PV and load. So exist an operating point at the intersection
between the PV and load in the I-V curves. If the load is a resistance, define
I = (
1
R
)V. (1.1)
So by plotting the load on the current and voltage axes, it has a straight line
with slope 1/R. With increasing the resistance, the operating point can be
moved. When the current and voltage reach their maximum value with best
value of the resistance, the maximum power is produced. This point is called
MPP which also depends on the temperature and radiation factors and can
be increased with increasing the solar radiation [3, 4]. The Fig. 1.2 shows
the I-V curves with MPP point. In the residential usage such as residential
rooftop, the system usually are in the 1 to 10 kW range. The PV output
occurs during the sunlight hours and at the same time (during the day) sell
power to the utility. So there is a growing trend to store energy.
Devices to have an PV system grid-connected with maximum power point
called maximum power trackers (MPPT) which the target is keeping the PV
operation at its highest efficiency point at all times with going up and down
of the sun. There is some circuits to achieve the MPPT. As the key is convert
dc voltage from one level to a higher level, a switched mode Boost converter
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Figure 1.2: The current-voltage curves for PV and load
is suitable for use as power electronics interface. In point of controlling
the input current, the PV system can be remained at the maximum power
point. After bringing the required voltage from source to load by Boost
converter, it needs to an inverter (DC/AC), for sending AC power usually
at 240 V. Then the AC output of a grid-connected PV system sent into
the main electrical distribution panel. The block diagram of the PV system
with current controlled Boost to track maximum power point is illustrated
in Fig. 1.3. There are two conditions of power,
• PPV < Pload:
In this case, the PV power completely used to supply the load and the
rest of the power needed is provided by the utility grid.
• PPV > Pload:
The PV power is more than to supply the load and PV power injected
into the AC grid. So grid absorbs power for building up a credit with
the utility.
If the load is a complicated thing such as a DC motor, the I-V relationship
consist of also the motor speed. at start-up when the speed of motor is zero,
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Vgrid
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Figure 1.3: Pv system with current controlled Boost converter
the current increases with increasing the voltage until is sufficient for create
torque. So with starting to speed the motor, current increases more slowly
with increasing voltage. On the other hand by stalling a dc motor while the
voltage is much higher than its initial voltage, the current rises continuously
and leads to the burning the armature coil. Therefore the dc motor I-V curve
is not a direct line like the resistance load, so discontinuity of operating point
occurs with the ideal MPP.
1.2 Power factor correction (PFC)
All electronic devices need a power supply to convert the AC voltage from
the grid to the DC voltage. Use a large number of power supplies, will be
affect its quality. So can be improved this effect by using the single phase
power factor correction circuit as input stage of electronic appliances which
increase the power factor and reduce harmonic current. The power factor
defines the relationship between the active power supplied to the load and
the output power that should be close to one. On the other hand the total
harmonic distortion (THD) related to current harmonic content of the input
AC current which should be low as possible. The PFC controller uses Boost
topology as AC/DC rectifiers in power systems.[5, 6]
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Figure 1.4: Block diagram of controlled Boost power factor correction
The block diagram of a controlled Boost PFC is shown in Fig. 1.4. By
this control will be maintain the AC current in same phase with the AC
voltage and being a sinusoidal wave with minimum distortion for the current.
Therefore a Boost PFC circuit with inductor current control can be ensure
that it tracks the rectified AC voltage. The steady state waveform with the
Boost PFC controller is illustrated in Fig. 1.5. As seen, the AC current and
voltage are in same phase. The first is rectified by diode bridge, then by
using Boost controller can be regulated the dc output voltage and supplied
a dc power to the load. This controller consist of two parts, current control
loop and voltage control loop. The voltage loop is used to regulate the
converter output voltage and operate a power balance loop. So with the
output voltage lower than vref,v, the feedback voltage Vcntrl should increase
in order to attract more ac power. The current loop utilized to control the
rectified current ig(t) with the rectified voltage vg(t). Therefore the input
6 1. Introduction
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Figure 1.5: PFC waveform in steady state
side of the rectifier behaves as a emulated resistance. By multiplying vg(t)
into a controllable signal Vcntrl will be achieved the set point value vref,i. The
emulated resistance can be defined as
Rem =
vg(t)
ig(t)
=
Hs
Vcntrl
. (1.2)
Then can be defined the active power of the dc load as follow.
P =
V 2as,rms
Rem
=
V 2as,rms · Vcntrl
Hs
, (1.3)
where
Vac,rms =
vac(t)√
2sin(ωt)
. (1.4)
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Thesis structure
In the following, will be expanded the averaged current control of a Boost
converter. In chapter 2, a synchronous Boost converter will be analyzed
and modeled. The current mode control of a Boost converter consist of
various digital controllers, that in chapter 3 will be designed the convenient
controller. Also proposed the switch current sensing which achieve to the
inductor average current. The chapter 4 will be allocated to simulation of
the system designed and in chapter 5, experimental results will be provided
to verify the analysis.
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Chapter 2
Steady-state and dynamical
analysis of the Boost converter
2.1 Boost converter
A Boost converter is a switched-mode DC to DC converter, that is also
called step up converter, because the output voltage is greater than the input
voltage. The input power has to be equal to output power, this equality
comes from the law of energy conservation.
2.1.1 Circuit Analysis
As shown in the Fig. 2.1, a Boost converter including a DC voltage source,
an inductor L, a switch, a capacitor C and a load resistor R. In practice a
Mosfet and Diode are used instead of switches. With the switch in position
1, the right-hand side of the inductor is connected to ground, as illustrated
in Fig. 2.2.
The inductor voltage and capacitor current for this subinterval are given by
VL = Vg, (2.1)
iC = − Vo
Ro
. (2.2)
9
10 2. Steady-state and dynamical analysis of the Boost converter
+−
L
2
1
C Ro
+
−
iL(t)
Vg
Vo
(a)
+−
+−
iL(t)
Vg
L
C Ro
+
−
Vo
(b)
Figure 2.1: Boost converter: (a) ideal switch, (b) practical realization
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+ −vL(t)
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iC(t)
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+
−
Vo
Figure 2.2: Boost converter with switch in position 1
With the switch in position 2, the inductor is connected to the output, as
shown in Fig. 2.3. The inductor voltage and capacitor current are then
VL = Vg − Vo, (2.3)
iC = iL − Vo
Ro
. (2.4)
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Figure 2.3: Boost converter with switch in position 2
2.1.2 Converter in steady-state
In steady state, each of converter voltage and current is periodic in time,
with a period equal to the converter switching period Ts. When the converter
input and duty cycle are constant, and after all transient are turened off, it
is achieved to steady-state position.
2.1.2.1 Inductor volt-second balance, Capacitor charge balance
and the small ripple approximation
Steady-state analysis includes the dc values of all the voltages and cur-
rents of converter inputs. The analysis consist of the following by two basic
principle:
• Inductor Volt-second balance:
Inductor voltage is defined by
vL(t) = L
diL(t)
dt
, (2.5)
and with integrating on a switching period
iL(Ts)− iL(0) = 1
L
∫ Ts
0
vL(t)dt. (2.6)
In steady-state, the net flux (volt-seconds) in an inductor must be zero.
So the average inductor voltage on a switching period is zero
〈vL〉Ts =
1
Ts
∫ Ts
0
vL(t)dt = 0. (2.7)
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• Capacitor ampere (charge)-second balance:
Capacitor current is defined by
iC(t) = C
dvC(t)
dt
, (2.8)
and with integrating on a switching period
vC(Ts)− vC(0) = 1
C
∫ Ts
0
iC(t)dt. (2.9)
In steady-state, the net charge in a capacitor must be zero. So the
average capacitor current on a switching period is zero
〈iC〉Ts =
1
Ts
∫ Ts
0
iC(t)dt = 0. (2.10)
The actual output voltage vo(t) is illustrated in Fig. 2.4 and expressed as
vo(t) = Vo + ∆vo(t). (2.11)
So it consist of the dc value Vo, plus a small ac value ∆vo created on effect
of the switching harmonic attenuation.
The target is to produce a dc output, then the output voltage switching
ripple should have an small value. So the magnitude of the switching ripple
is smaller than the dc value:
| ∆vo |  Vo, (2.12)
Hence, the small ripple ∆vo neglected and the output voltage vo(t) is approx-
imated by its dc component Vo:
vo(t) = Vo. (2.13)
This approximation, called the small-ripple approximation, or the linear-
ripple approximation.
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Figure 2.4: Actual output voltage waveform
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t
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Figure 2.5: (a) inductor voltage waveform, (b) capacitor current waveform
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Figure 2.6: Inductor current waveform
2.1.2.2 DC conversion ratio and Inductor current
As mentioned in section. 2.1.1, with the inductor voltage and capacitor
current equations we reach to theirs waveform in the fig. 2.5. As shown,
during the first subinterval vL(t) is equal to the dc input voltage Vg, and
during the second subinterval the inductor voltage is equal to (Vg − Vo).
So with keeping the volt-second balance principle, the inductor over one
switching period is equal to∫ Ts
0
vL(t) dt = (Vg)DTs + (Vg − Vo)D′Ts = 0. (2.14)
By noting that (D +D′) = 1, the output voltage is equal to
Vo =
Vg
D′
. (2.15)
So the voltage conversion ratio M(D) is a proportion of the output voltage
and input voltage of the converter, that is given by
M(D) =
Vo
Vg
=
1
D′
=
1
1−D, (2.16)
And is illustrated in Fig. 2.7.
To express the inductor current, the capacitor charge balance principle is
used. As mentioned in previously, during the first subinterval, the capac-
itor current is equal to load current and the capacitor discharged. In the
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Figure 2.7: Voltage conversion ratio M(D)
second subinterval, the inductor current recharges the capacitor. By using
the ampere-second balance principle, the capacitor over one switching period
obtains: ∫ Ts
0
iC(t) dt = (− Vo
Ro
)DTs + (IL − Vo
Ro
)D′Ts = 0. (2.17)
By noting that (D+D′) = 1, the inductor current as dc component is equal
to
IL =
Vo
D′Ro
, (2.18)
2.1.3 CCM and DCM operation
Two fundamental modes for the dc-dc converters are possible: Continuous-
Conduction Mode (CCM) and Discontinuous-Conduction Mode (DCM).
In the Continuous Conduction mode, the inductor current flows continuously
as is always above zero throughout the switching period. When the boost
converter operates in CCM mode, the output voltage can be controlled by
controlling the duty cycle D. As seen in Fig. 2.6, the inductor voltage wave-
form vL(t) is almost a constant signal. So the inductor current ripple is a
triangular waveform with slopes vL(t)
L
.
Then the peak-to-peak current ripple ∆iL can be defined by
∆iL =
1
L
∫ DTs
0
vL(t) dt =
Vg
L
DTs =
Ts
L
Vg(1− Vg
Vo
). (2.19)
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Figure 2.8: Inductor current in DCM
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Figure 2.9: Diode current in DCM
Similarly, from the capacitor voltage ripple waveform, the peak-to-peak out-
put voltage ripple can be defined by
∆vC =
1
C
∫ DTs
0
iC(t) dt =
Vo
RoC
DTs =
Ts
RoC
(Vo − Vg). (2.20)
In the Discontinuous Conduction Mode, the inductor current reaches to zero
before the end of each switching period Ts, as shown in Fig. 2.8. There are
now three subintervals during each Ts. The transistor conducts in the first
subinterval, the diode conducts during the second subinterval and it is equal
to the inductor current. At the end of the second subinterval, the diode
current and as a result, the inductor current, reaches to zero.
For the third subinterval, neither the transistor nor the diode conduct. So
the converter operates as discontinuous conduction mode. In this mode, the
2.2 CCM Boost converter dynamics and
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input and output voltage conversion ratio is defined by
M =
1 +
√
1 + 4D
2
K
2
, (2.21)
where
K =
2L
RoTs
. (2.22)
2.2 CCM Boost converter dynamics and
control
It is necessary to mention that in this project, all of the operations work
only at the CCM. The Boost converter is controlled to regulate the inductor
current iL(t). So feedback is required. In this section, target is the Boost
converter averaged small-signal modeling with the consideration of current-
mode control. A block diagram of the system is illustrated in Fig. 2.10. For
inductor current regulation of the Boost converter, as seen in Fig. 2.10, iL(t)
is modeled by sensing gain Hs and compared with the setpoint value of Vref .
Then with a regulation transfer function Gc(s) estimates and converts the
comparison output into a control signal u(t).Then, u(t) compares with an
oscillator and converts into the gate control c(t). To design this system, it is
required a dynamic model of the switching converter and to achieve of this
model, consider the converter averaged and small-signal modeling.
2.2.1 Averaging and linearization
The averaging operation has the objective to remove the time variance of
the converter and the linearization removes the nonlinearities and dfines the
small-signal models[7]. In boost converter, as it shown in section. 2.1.1, in
the first subinterval
VL = vg(t), (2.23)
iC = −vo(t)
Ro
. (2.24)
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Figure 2.10: Average current mode control of Boost converter
And in the second subinterval
VL = vg(t)− vo(t), (2.25)
iC = −vo(t)
Ro
+ iL(t). (2.26)
By averaging, the switching ripple in the inductor current and the capacitor
voltage waveforms are removed. So, by averaging of the inductor voltage and
the capacitor current waveforms, one has
〈vL(t)〉Ts =
1
Ts
∫ Ts
0
vL(τ) dτ = 〈vg(t)〉Ts − d′(t)〈vo(t)〉Ts , (2.27)
〈iC(t)〉Ts =
1
Ts
∫ Ts
0
iC(τ) dτ = −
〈vo(t)〉Ts
Ro
+ d′(t)〈iC(t)〉Ts (2.28)
where
d′(t) = 1− d(t). (2.29)
As seen, these equations are nonlinear because they contain the multiplica-
tion of time-varying quantities. These multiplication signals generates har-
monics, and is a nonlinear system. So it is required to linearize equations
by a small-signal model. With the hypothesis of driving the converter at
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steady-state, d(t) = D. With the steady-state analysis and having extin-
guished after each transients, the inductor current and the capacitor voltage
will reach to the dc values I, V . With this assumption, also the input voltage
vg(t) and the duty cycle d(t) are equal to the dc values Vg and D plus several
small ac variations vˆg(t) and dˆ(t):
〈vg(t)〉 = Vg + vˆg(t), (2.30)
d(t) = D + dˆ(t). (2.31)
The same holds for the inductor and capacitor:
〈iL(t)〉 = IL + iˆL(t), (2.32)
〈vC(t)〉 = VC + vˆC(t). (2.33)
So, the nonlinear equations (2.25) and (2.26) can be linearized with the
hypothesis of being smaller the ac variations in magnitude than the dc values:
L
d(IL + iˆL(t))
dt
= (Vg + vˆg(t))− (D′ − dˆ(t))(Vo + vˆo(t)), (2.34)
C
d(VC + vˆC(t))
dt
=
−(Vo + vˆo(t))
Ro
+ (D′ − dˆ(t))(IC + iˆC(t)). (2.35)
Which leads to:
L
(
dIL
dt
+
dˆiL(t)
dt
)
= (Vg −D′Vo)︸ ︷︷ ︸
DC value
+ (dˆ(t)Vo + vˆg(t)−D′vˆo(t))︸ ︷︷ ︸
1st−order ac value
+ (dˆ(t)vˆg(t))︸ ︷︷ ︸
2nd−order ac value
,
(2.36)
C
(
dVC
dt
+
dvˆC(t)
dt
)
= (D′IC − Vo
Ro
)︸ ︷︷ ︸
DC value
+ (D′ˆiC(t)− vˆo(t)
Ro
− dˆ(t)IC)︸ ︷︷ ︸
1st−order ac value
− (dˆ(t)ˆiC(t))︸ ︷︷ ︸
2nd−order ac value
.
(2.37)
These equations contain three terms, DC value, First− order
ac value and Second− order ac value.
It is can be neglected the second-order ac values, as a result of containing
the multiplication of time varying signals. On the other hand, the dc value
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Figure 2.11: Averaged small-signal model of Boost converter
can be zero, as a result of the equality to the dc value on the left side of
equation. Therefore
L
dˆiL
dt
= dˆ(t)Vo + vˆg(t)−D′vˆo(t), (2.38)
C
dvˆC
dt
= D′ˆiC(t)− vˆo(t)
Ro
− dˆ(t)IC . (2.39)
So there are the intended small-signal linearized equations that describe the
capacitor voltage and the inductor current variations.
2.2.2 Averaged small-signal model
As shown in section. 2.2.1, a small-signal model, can have the equivalent
circuit illustrated in Fig. 2.11. For this current control project one needs to
calculate the transfer function Gid(s). It can be modeled by AC form, that
is illustrated in Fig. 2.12. In AC model, it is brought all elements to the
elementary and with the thevenin equivalent, represented in Fig. 2.13. As
shown in Fig. 2.13, the loop equation is equal to:
Veq = Vodˆ+ dˆ
IL
D′
· D
′2Ro
1 + sRoC
= dˆVo
(
1 +
1
1 + sRoC
)
= dˆVo
(
2 + sRoC
1 + sRoC
)
= 2dˆVo
(
1 + sRoC
2
1 + sRoC
)
,
(2.40)
where
Vo = RoIo = RoD
′IL. (2.41)
Veq in the AC model, is represented in Fig. 2.14. As a result, the small-signal
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22 2. Steady-state and dynamical analysis of the Boost converter
+−
+−
iL(t)
Vg(t) C Ro
+
−
Vo(t)
rL L
c1 c2
M1
M2
Figure 2.15: Synchronous Boost converter
component of the inductor current iˆL(s) is equal to
iˆL(s) = Veq · 1
sL+ D
′2Ro
1+sRoC
= 2dˆVo
(
1 + sRoC
2
1 + sRoC
)(
1 + sRoC
sL+ s2LRoC +D′2Ro + rL + sRoCrL
)
=
2dˆVo
D′2Ro
· 1 +
sRoC
2
1 + sL+rL
D′2Ro +
s2LC+sCrL
D′2
,
(2.42)
So the current control transfer function, can be represented by
Gid(s) =
iˆL(s)
dˆ(s)
=
2Vo
D′2Ro
· 1 +
sRoC
2
1 + sL+rL
D′2Ro +
s2LC+sCrL
D′2
. (2.43)
2.3 Synchronous Boost converter
The capability of the MOSFET channel to conduct current in the oppo-
site direction provides the possibility to employ a MOSFET where a diode
otherwise would be needed. This implementation of the converter is known as
synchronous Boost converter. When the MOSFET is connected, the device
can now block negative voltage and conduct positive current, with properties
similar to the diode. The MOSFET must be controlled such that it operates
in the on state when the diode would be normally conduct, and in the off
state when the diode would be reverse-biased. Thus, in the Boost converter,
the diode could be replace with a MOSFET, as in Fig. 2.15.
Chapter 3
Digital average current control
of Boost converter
3.1 Boost converter case study
As a case study, consider now the digital version of the Boost converter
average current control that the block diagram is illustrated in Fig. 3.1. The
Boost converter iL(t) is converted into a sensing voltage vs(t) by a shunt
resistor Rsense, compared with a control setpoint Vref and converted a reg-
ulation error produced into the control command u[k] by a digital compen-
sator. Then u[k] converts to a necessary gate pulse by symmetrical digital
pulse width modulator which is employed with sampling at the midpoints of
the turn-on intervals. This process is explained separately at the follows. In
the Boost converter, the physical inductor is represented by a sequence of an
ideal inductor L and a resistive component rL, modeling the inductor losses.
The converter parameters are listed in table. 3.1.
The Boost converter, has a dc input voltage equal to 5 V and an output volt-
age equal to 12 V, and can delivered a maximum power of 5 W to a resistive
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24 3. Digital average current control of Boost converter
Input Voltage Vg 5 V
Output Voltage Vo 12 V
Power rating Po 5 W
Switching Frequency fS 125 kHz
Filter Inductance L 10 µH
Inductor series resistance rL 30 mΩ
Filter Capacitance C 311 µF
Table 3.1: List of parameter’s value
load Ro. So
Po =
Vo
2
Ro
=
122
Ro
= 5 W
Ro = 28.8 Ω.
(3.1)
The steady-state voltage conversion ratio is
M(D) =
Vo
Vg
=
12
5
=
1
1−D
D = 0.58.
(3.2)
As shown in section. 2.1.3, for the peak-to-peak current ripple:
∆iL =
Vg ·D
fs · L = 2.3 A, (3.3)
And for the peak-to-peak output voltage ripple:
∆Vc = ∆Vo =
(Vo − Vg)
fs · C ·Ro = 6 mV. (3.4)
3.1.1 Digital current-mode control
In this case with digital current-mode control, the inductor current is
sampled at the middle of the turn-on interval [8], as illustrated in the dia-
gram of Fig. 3.2.
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Figure 3.1: Boost digital current-mode control
As it will be shown in the next section, the target of this sampling strategy is
to regulate the average value of the current and is implemented by employ-
ing a symmetrical digital pulse width modulator. The control-to-inductor
current, described by the transfer function Gid(s), has the form of
Gid(s) =
(
2Vo
rL +DRsense +D′2Ro
)(
1 + sRoC
2
∆(s)
)
=
0.19s+ 42.3
1.6× 10−7s2 + 5.8× 10−4s+ 8.9 ,
(3.5)
where
∆(s) = 1 +
(
s(rL +DRsense)
D′2Ro
)(
RoC +
L
rL+DRsense
1 + rL+DRsense
D′2Ro
)
+
(
s2LC
D′2
)(
1
1 + rL+DRsense
D′2Ro
)
.
(3.6)
The bode plot of transfer function Gid(s) is illustrated in Fig. 3.3.
3.1.2 Digital loop control
The Fig. 3.4, shows a block diagram of the small-signal model of a closed-
loop regulated converter. In the block diagram, T (s) represents the system
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Figure 3.2: Sample diagram of inductor current
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Figure 3.3: Bode plot of the control to inductor current transfer function
loop gain and is defined by
T (s) = Gc(s)GDPWM(s)Gid(s)RsenseHs. (3.7)
The Gc(s) represents the compensator transfer function that will be designed
in the next section. On the other hand, the compensated loop gain Tu(s) is
detrmined when the compensator transfer function has a unit value, Gc(s) =
1,
Tu(s) = GDPWM(s)Gid(s)RsenseHs. (3.8)
3.2 A/D conversion
The Fig. 3.5 shows a block diagram of the A/D converter. The process
of A/D conversion can be formed as analog input sampling and amplitude
quantization [9]. As seen, the analog sensed signal vs(t) of the Boost converter
is specified as input quantization and then by the A/D converter.
• Sampling Rate
Sampling is synchronized with the PWM carrier. The sensed signal that
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Figure 3.5: A/D conversion process diagram
is produced by Rsense, consist of switching content at high frequency.
On the other hand, in PWM, the variables include an spectrum with dc
and low frequency components, as high frequency spectral components
focalize in the vicinity of the switching frequency fs. So some degree
of spectral aliasing occurs. For controlling this aliasing, the sampling
frequency must be equal to the converter switching frequency. In the
digital section, it is required to keep the periodicity, then the sampling
rate is constrained to the multiple of fs.
As it mentioned, fsampling = fs, so the output signal sampling appears once
for switching period, as illustrated in the Fig. 3.6. Spectral aliasing now arise
around dc. In steady-state, spectral aliasing appears as vs(t) and switching
harmonics present in vs(t) alias at the dc value, as illustrated in Fig. 3.7. DC
spectral aliasing determined by
T = Ts. (3.9)
Therefore it can be removed the switching harmonics from the feedback
signal. As a result, no high-frequency poles are required for attenuating the
switching harmonic in the compensator.
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Figure 3.7: Sampling waveform in A/D conversion
In digital average current sampling in boost converter, the current switching
ripple may not be smaller than its dc value. Then the dc spectral alias-
ing creates a regulation error. The solution of this problem is to employ
a symmetrical PWM modulation with triangular carrier. As illustrated in
Fig. 3.8, can be acquired the average value of iL(t) by its sampling at the
PWM carrier peack or valley point.
• Amplitude Quantization
The internal quantizer of the A/D converter is acquired with a resolu-
tion of nA/D bits and over a full-scale range VFS. The A/D parameters
are listed in table. 3.2.
Full-scale range VFS 1 V
Bit number n(A/D) 11
Setpoint value Vref 0.25 V
Table 3.2: List of A/D parameters
The A/D quantization step in vs[k] is equal to
q(A/D)vs =
VFS
2nA/D
=
1
211
= 4.88× 10−4. (3.10)
The quantized range introduced into a number of voltage intervals as
the linear range, called bins and each bin has q
(A/D)
vs wide. The A/D
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Figure 3.9: A/D converter quantization
converter quantization is illustrated in Fig. 3.9. The digital output of
the A/D converter vs [k] is a binary code of vs[k] that is given by
vs [k] = q
(A/D)
vs vs[k], (3.11)
In regulation applications, the zero error bin represents the quantiza-
tion level at the sensed signal vs and can be regulated by multiplying to
the sensing gain (Hs = 25). Then, the digital sequence v

s [k] compares
with the control setpoint Vref [k]. The resulting of this comparison is a
regulation error e[k] that will be processed by the digital compensator
in the next section. The setpoint value is identified by
Vref = Hs · vs = 0.25, (3.12)
where, with the average current inductor regulated in 1A, the sensing
signal is equal to
vs = Rsense · IL = 0.01. (3.13)
In this case the Full-scale range (VFS) is equal to 1V that in this range
exist the resolution of 11 bit, with digital value equal to 211 = 2048. As
it defiend in equation (3.12), with the setpoint value (Vref ) of 0.25V it
has the digital value equal to 512.
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Figure 3.10: Digital compensator process diagram
3.3 Digital compensator
The digital compensator updates the control command u[k] on a switching
cycle basis from the regulation error e[k], and it’s equal to
e[k] = vref [k]− vs [k]. (3.14)
The block diagram of digital compensator is illustrated in Fig. 3.10.
Some known strategies for design of the compensator transfer function Gc(s)
are expressed at the follow:
• Lead (PD) compensator
This type of compensator is a proportional-derivative controller and it
can improve the phase margin. A zero with a frequency fz lower than
the crossover frequency fc, is added to the loop gain of the compensator
and causes to differentiate the error signal. Also the controller contains
a pole response at fp. As a result the compensator transfer function
includes a zero and pole, that is defined by
Gc(s) = Gc0
(
1 + s
ωz
1 + s
ωp
)
. (3.15)
• Lag (PI) compensator
This type of compensator is a proportional-integral controller and is
used to increase the low frequency loop gain. An inverted zero with a
frequency fl lower than the crossover frequency fc, is added to the loop
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gain of the compensator and causes to integrate the error signal. It is
described by
Gc(s) = Gc∞
(
1 +
ωl
s
)
. (3.16)
• (PID) compensator
This compensator is proportional-integral-derivative controller and can
be combined the properties of PD and PI compensators. PID compen-
sator by integrating the error signal at low frequencies can improve
the steady-state response, and by improving the phase margin at high
frequencies can have a good transient behaviour.
For designing the compensator, two techniques are discussed at the follow.
3.3.1 Continuous-time modeling approach
Continuous-time model is the pure s-domain approach. Based on av-
eraged small-signal models explained in previous section for analog control
design. The block diagram of this modelling is illustrated in Fig. 3.11. As
seen, the proportional,integral and derivative gains (Kp, Ki, Kd respectively),
can be regulated independently. Equation of the analog PID compensator
can be described by
u(t) = up(t) + ui(t) + ud(t)
= Kpe(t) +Ki
∫
e(τ)dτ +Kd
de(t)
dt
,
(3.17)
in the s-domain
GPID(s) = Gc(s) =
u(s)
e(s)
= Kp +
Ki
s
+ sKd. (3.18)
As the modulator and converter are modeled in the continuous-time domain,
the uncompensated loop gain of Boost converter is equal to
Tu(s) = Gid(s)GDPWM(s)RsenseKADe
−stPWM . (3.19)
After a continuous-time control transfer function Gc(s) is determined via
analog control design, can be continued with its discretization.
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3.3.2 Discretization-based modeling approach
The method based on impulse response discretization and converts a
continuous-time system into a discrete-time system [12, 13]. So the com-
pensator can be defined by transforming the s-domain into the z-domain:
GPID(z) = Gc(z) = Kp +
Ki
1− z−1 +Kd(1− z
−1). (3.20)
As is illustrated in Fig. 3.12.
According to the discretization-based approach, the continuous-time uncom-
pensated loop gain (3.19) must be discretized by
Tu(z) = TsZ[Tu(s)], (3.21)
where Z[Tu(s)] defines the operation of impulse-invariant discretization, that
can be performed by using Matlab command c2d.
Various methods exist to synthesize Gc(z). One is the bilinear transform
method that is explained as follow.
3.3.2.1 Bilinear transform design
As a first step, the uncompensated loop gain Tu(z) and the designed
compensator transfer function Gc(z),are mapped into an analog equivalent.
So it needs to transfer from z-domain to p-domain by mapping principle of
z(p) =
1 + pTs
2
1− pTs
2
, (3.22)
The result of this mapping is the compensator function defined as
G′(p) = G(z(p)). (3.23)
Then the compensator designed in p-domain is brought to the z-domain by
an inversion map
p(z) =
2
Ts
1− z−1
1 + z−1
, (3.24)
and now, can be implemented into the digital controller.
Therefore T ′u(p) has been acquired from the bilinear transform of Tu(z), where
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Figure 3.13: Bode plot of the uncompensated loop gain Tu(z)
Tu(z) is mentioned through (3.21). Target is to synthesize a digital com-
pensator from frequency-domain specifications as control bandwidth ωc and
phase margin ϕm.
In the case of study, ϕm = 45
◦ and crossover frequency is equal to fc = fs/10.
Then
ωc = 2pi(12.5 kHz) = 7.85× 104. (3.25)
By the crossover frequency which desired to control bandwidth, frequency
distortion represented by the bilinear transform has been neglected. As it
has been needed to compensate the frequency distortion, one of the solutions
is transform the control bandwidth specification ωc into a corresponding spec-
ification ω′c in the p-plane and define as prewarping operation
ω′c = ωp tan
ωc
ωp
= 8.12× 104, (3.26)
Where
ωp = 2fs =
2
Ts
= 25× 104. (3.27)
The bode plot of the uncompensated loop gain is illustrated in Fig. 3.13. As
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it seen, in the bode plot of the uncompensated loop gain, the magnitude and
phase at the desired crossover frequency will be express as∣∣Tu(z = ejωcTs)∣∣ = |T ′u(p = jω′c)| = 1.94× 10−2,
∠Tu(z = ejωcTs) = ∠T ′u(p = jω′c) = −105◦.
(3.28)
Then, the uncompensated phase margin will be equal to
ϕm,u = pi + ∠T ′u(p) = pi + ∠Tu(z) = 75◦. (3.29)
As it is reported in value of uncompensated phase margin, it dosen’t need to
improve the phase margin. So consider just a PI compensator for increasing
low-frequency loop gain. Obviously in PI compensator, derivative gain is
equal to zero (Kd = 0).
As following the bilinear transform design, the form of PI compensator in
the p-domain will be written as
G′PI(p) = G
′
PI∞
(
1 +
ωPI
p
)
. (3.30)
By imposing the target phase margin prossess
∠T ′(p) = ∠T ′u(p) + ∠G′PI(p) = −pi + ϕm, (3.31)
it follows
arctan
(
ωPI
ωc
)
= −pi + ∠T ′u(p) + ϕm = ϕm + ϕm,u,
ωPI = ω
′
c tan(ϕm,u − ϕm) = 4.64× 104.
(3.32)
As for the crossover frequency limitation,
|G′PI(p)| · |T ′u(p)| = 1 (3.33)
Which yields
G′PI∞ =
1
|T ′u(p)| ·
√
1 + (ωPI
ωc
)2
= 44.36. (3.34)
So, the p-domain parameters (G′PI∞, ωPI) have been determined at above,
the PI gains Kp, Ki (proportional and integral gains) of digital compensator
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Figure 3.14: Bode plot of the compensated loop gain T (z)
by the conversion equations from p-domain to the z-domain are calculated
as
G′PI(p) = Kp +
Ki
Ts
1 + p
ωp
p
, (3.35)
Where
G′PI∞ = Kp +
Ki
2
,
ωPI =
ωp
1 + 2Kp
Ki
.
(3.36)
Then
Kp = G
′
PI∞
(
1− ωPI
ωp
)
= 36.12,
Ki = G
′
PI∞
2ωPI
ωp
= 16.49.
(3.37)
The z-domain compensator loop gain T (z) = Dc(z)Tu(z) is illustrated in
Fig. 3.14.
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Figure 3.15: (a) Counter-based DPWM diagram (b) associated waveform
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3.4 Digital pulse width modulation(DPWM)
The function of DPWM generates a square wave as a pulse with duty
cycle d[k] proportional to control command u[k] that is acquired on a sam-
pling rate [14]. In this case consider a counter-based DPWM for generating
C(t), which is illustrated its diagram in Fig. 3.15. The Nr = 200 counter
clocked at frequency fclk = 50 MHz and generates PWM carrier r[fclk] with
amplitude Nr and period Ts. Time resolution can be determined by Tclk.The
clocked frequency fclk is proportional to switching frequency fs, number of
bit nDPWM and can be expressed by
Tclk = Ts · 2nDPWM (3.38)
In the counter, as a number of the bits nDPWM goes higher, therefore resolu-
tion goes higher too. In DPWM, the input control command u[k] is compared
with the PWM carrier r[fclk] on a clock cycle, so a pulse is produced with
duty cycle as
d[k] =
u[k]
Nr
, (3.39)
and in the steady-state is equal to
D =
U
Nr
. (3.40)
Where
Nr =
Fclk
fs
=
Ts
Tclk
. (3.41)
Therefore, the duty cycle D depends on the control command and carrier
amplitude.
The minimum duty cycle resolution can be defined by
qD =
1
Nr
=
1
2nDPWM
, (3.42)
and minimum command variation of the modulator can be defined by
qu = qDNr =
Nr
2nDPWM
. (3.43)
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On the other hand, qD produces a variation q
(DPWM)
vo by
q(DPWM)vo
∼= ∂M
∂D
VgqD, (3.44)
as in the Boost converter M(D) = 1/(1−D), it is estimated by
q(DPWM)vo
∼= 1
(1−D)2VgqD =
qu
Nr
Vg
(1−D)2 . (3.45)
The three types of counter based technique modulators are trailing-edge,
leading-edge, and symmetrical (triangle-wave) modulator.
3.4.1 Modulation Delay
The modulation delay is an important part of digital control design for
setting the necessary delay time in digital modulator. The small signal fre-
quency response of PWM can be defined by
GPWM(jω) = APWM(jω)e
−jωPWM . (3.46)
The function APWM is a real value approximately equal to 1/Nr with negli-
gible loss in modeling design. on the other hand, tDPWM is the small signal
delay and depends on the type of modulation and duty cycle D.
• Trailing-edge modulation
In this type of modulation, the counter is an up counter. As, the
DPWM is turned on by the clock signal and is turned off by output
of the comparator. The waveform for the trailing-edge modulation is
illustrated in Fig. 3.16. As seen, the time delay of DPWM is equal to
tDPWM = DTs. (3.47)
So, the expression of small signal frequency response is equal to
GPWM,TE(jω) =
1
Nr
e−jωDTs . (3.48)
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• Leading-edge modulation
In this type of modulation, the counter is a down counter. As, the
output of the comparator is turned on the DPWM pulse and DPWM
is turned off at the end of switching cycle. The Fig. 3.17, is illustrated
the waveform for the leading-edge modulation. as seen, the time delay
of DPWM is equal to
tDPWM = (1−D)Ts, (3.49)
So, the expression of small signal frequency response is equal to
GPWM,LE(jω) =
1
Nr
e−jω(1−D)Ts . (3.50)
• symmetrical modulation
In this type, the counter is an up-down counter. In one half of the
switching cycle the counter operation is as either up or down and in
the other half of the cycle its operation is as either down or up. So, half
of the switching cycle is same as the leading edge and other half is same
as the trailing edge. Therefore, in this modulation both of turn on and
turn off delay times exists. The Fig. 3.18, is illustrated the waveform
for the symmetrical DPWM. as seen, the time delay of DPWM is equal
to
tDPWM =
Ts
2
, (3.51)
So, the expression of small signal frequency response is equal to
GPWM,Symm(jω) =
1
Nr
e−jω
Ts
2 . (3.52)
In this case study, in digital current mode control of boost converter,
exist an symmetrical modulation as DPWM modulator with time delay
equal to Ts/2.
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Figure 3.16: Trailing-Edge modulation
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Figure 3.17: Leading-Edge modulation
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t
t
Nrr(t)u[k]
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Figure 3.18: Summetrical modulation
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Chapter 4
Simulation and results
4.1 Open-loop system
The first, operate the Boost converter in open-circuit without any feed-
back of the regulator, which the values of its parameters are reported in
table. 3.1. The model of the system in Matlab program is reported in ap-
pendix A by Fig. A1, and Matlab code for this model is given in appendix B
part B.1. Also the Boost converter block diagram and PWM block diagram
are reported on appendix A by Fig. A2, Fig. A3. In order to achieve the
value of the output voltage 12 V, peak-to-peak inductor current ripple 2.3
A and peak-to-peak output voltage ripple 6 mV, represent the simulation
result in Fig. 4.1. As seen, the voltage of Boost converter amount has been
reached 12 V approximately with ∆Vo ∼= 6 mV. The inductor current has
peak-to-peak ripple amount 2.3 A.
4.2 Closed-loop system
Now consider the Boost converter with digital average current-mode con-
trol of inductor equal to 1 A that its block diagram reported in appendix A
by Fig. A4. As mentioned in previous sections, the converter is modulated by
a symmetrical modulator having a carrier amplitude Nr = 200. The inductor
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Figure 4.1: Open loop waveforms in steady state: (Top: inductor current),
(Middle: output voltage), (Bottom: switch current)
current is sampled at the midpoints of the turn-on intervals and, the control
command u[k] latches at the valley point of each switching period.
4.2.1 Controlling with integral compensator
Let’s start first with integral compensator. The idea is a low band control
with frequency equal to fc = 5 Hz, so it would be needed an small Ki.
The integral compensator block digram in Matlab based on the code given in
appendix B part B.2, is reported in appendix A by Fig. A5. As seen, Kp = 0
and integral gain value Ki calculated based on discretization approach, is
equal to 0.041. The Fig. 4.2 can be represented as simulation result of the
integral controller.
4.2.2 Controlling with PI compensator
Now with adding proportional gain as a PI compensator reported in ap-
pendix A by Fig. A6, based on the Matlab code in appendix B part B.3, the
inductor current can be controlled as shown the simulation result in Fig. 4.3.
As seen, the average value controlled of inductor current is equal to 1 A. The
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Figure 4.2: Closed-loop waveforms in steady state by integral compensator:
(Top: inductor current), (Middle: output voltage), (Bottom: sampled switch
current)
output Voltage of Boost converted amount has been reached approximately
to 12 V and, average value of the switch current (is) is equal to 1 A that
is sampled at the midpoint of the on state switching period. The stabled
sample signal is illustrated in blue.
In the following, consider the transient function at the switching frequency.
With step-up transient in the load current of the Boost converter from 416
mA to 466 mA, Fig. 4.4 illustrates the simulated closed-loop response. As
seen, with this transient the inductor current and switch current remain in
the steady state situation, and the output voltage is changed. Obviously
with keep on adjusting the input current iL(t), the input voltage Vg is fixed.
It means that it is absorbing the same power. As a result, the same power
exists on the load with assuming unitary efficiency η = 1. So with increasing
the load current Io, the output voltage Vo must be decreased and reaches to
its steady-state (the minimum value), which is shown clearly in the Fig. 4.5.
With step-up transient in the input voltage Vg of the Boost converter from
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Figure 4.3: Closed loop waveforms in steady state by PI compensator: (Top:
inductor current), (Middle: output voltage), (Bottom: sampled switch cur-
rent)
5 V to 6 V, Fig. 4.6 illustrates the simulated closed-loop response. As seen,
when the input voltage Vg is increasing, the inductor must throw the load on
the capacitor. So there will be a transient condition and then it will back to
normal with averaged value equal to 1 A. There is also this same situation for
the switch current and its sample signal. On the other hand, with increasing
the input voltage Vg, also the input power is increased. Then the power on
the load is increased by increasing the output power. So the output voltage
Vo must be increased and reaches to its steady-state (the maximum value).
With step-up transient in the set point value Vref from 0.25 to 0.375, Fig. 4.8
illustrates the simulated closed-loop response. As it mentioned, in the set
point value equal to 0.25, the system can be regulated the inductor averaged
current equal to 1 A, and with this increasing regulates the inductor aver-
aged current equal to 1.5 A. So as seen in the simulated response, it will be
a transient condition about 0.5 A increasing for averaged value of the induc-
tor current, switch current and its sampled signal. On the other hand with
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Figure 4.4: Closed-loop response to 50mA step in output current
(416mA −→ 466mA): (Top: inductor current), (Middle: output voltage),
(Bottom: sampled switch current)
Figure 4.5: Output voltage response to 50mA step in output current
(416mA −→ 466mA)
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Figure 4.6: Closed-loop response to 1V step in input voltage (5V −→ 6V ):
(Top: inductor current), (Middle: output voltage), (Bottom: sampled switch
current)
Figure 4.7: Output voltage response to 1V step in input voltage (5V −→
6V )
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Figure 4.8: Closed-loop response to 0.125 step in set point (0.25 −→ 0.375):
(Top: inductor current), (Middle: output voltage), (Bottom: sampled switch
current)
increasing the input current due to increased Vref , input power is increased
and because of absorption the same power at the output side, the output
voltage Vo must be increased and reaches to its steady-state (the maximum
value).
With transient in the set point value Vref from 0.25 to 0.5, Fig. 4.10 illus-
trates the simulated closed-loop response. As a same at Vref = 0.5, can be
regulated the inductor averaged current equal to 2 A. So exists a transient
condition about 1 A increasing for the inductor current, switch averaged
current and its sampled signal. Also with increasing the input current, the
output voltage Vo will be increased and reaches to its steady-state (the max-
imum value).
To verify the phase margin of the system ϕm, it is necessary injecting a per-
turbation at the output of the PI compensator with a frequency equal to the
fc and having an amplitude about of
1
10
, at the sample time Ts. Its block
diagram is illustrated in Fig. 4.12.
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Figure 4.9: Output voltage response to 0.125 step in set point (0.25 −→
0.375)
Figure 4.10: Closed-loop response to 0.25 step in set point (0.25 −→ 0.5):
(Top: inductor current), (Middle: output voltage), (Bottom: sampled switch
current)
4.2 Closed-loop system 55
Figure 4.11: Output voltage response to 0.25 step in set point (0.25 −→ 0.5)
As it is known, before and after the injection point, signal amplitude is
connected at the system compensated loop gain T (s). So as illustrate in
Fig. 4.13, the relation is equal to
uy
ux
= −T (jωc). (4.1)
Then the phase is defined by
∠uy
ux
= pi + ∠T (jωc) = pi + (−pi + ϕm) = ϕm. (4.2)
As illustrated the simulation result in Fig. 4.14, we have two signal uy and
ux before and after the injection point with the same amplitude and a time
difference ∆T between them, that is defined by
∆T =
ϕm
ωc
. (4.3)
So the time difference value as it is shown, is equal to 0.01 ms. Therefore
the phase margin is verified by
ϕm = 0.78(rad) = 0.78 · 180
pi
= 45◦. (4.4)
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Figure 4.12: The block diagram of digital current control with injecting per-
turbation
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+
−T (s)
Sine wave
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Figure 4.13: Definition of the loop gain T (s) at the injection point
Figure 4.14: uy and ux signals before and after injection
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Chapter 5
Experimental verification
5.1 Prototype
The block diagram of the digital current-mode controller used in the
project, is illustrated in Fig. 5.1. As shown, the process is included a Power
Board interfaced to an FPGA Board via a 40 pin I/O connector.
5.1.1 Power board
The power board consists of a dc-dc Boost converter which its parameters
are reported in table. 3.1, with a current sensing channel Hs and a A/D
converter. For the measurement, operate the Boost converter by connecting
the physical load Ro = 22 Ω to the converter output. It should be noted the
driver supply voltage is 14 V and the inductor saturation current IL,sat = 3.8
A.
5.1.2 FPGA board
Now, the process is configuring and implementing the power circuit in
an actual FPGA device. FPGA is an integrated circuit designed that is
programmed by using a hardware description language VHDL realized in the
Quartus Prime software which is coded for this implementation [16]. Then
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Figure 5.1: The prototype block diagram, consist of a power board and a
FPGA board
can be measured the required values by importing control commands into the
PC-console, such as achieve Vo = 12 V, must be set the control command U
into the PC-console of programming file in the open-loop operation. On the
other hand in the closed-loop operation, first it is needed to carried out all
calculations into the fixed-point arithmetic [15], as will be explained in the
next section, and then importing them into the PC-console.
5.2 Fixed-point controller implementation
In the A/D conversion, as it explained previously, the corresponding be-
tween the analog sensed signal vsense (introduced by multiplication of vs into
the current sensing Hs), and the A/D converted digital signal v˜sense is il-
lustrated in Fig. 5.2. As seen, for inductor current regulated (1 A) that is
corresponded with (v˜sense = 0.25 V), is necessary importing in the PC-console
an LSB value equal to 512. Now for defining the digitized error signal V˜err,
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vsense v˜sense
0 0
0.25
0.5
0.75
1
512
1024
1536
2047
(V) (LSB)
Figure 5.2: Representation of the A/D range
it is calculated by subtracting the A/D converted output from the digital set
point:
[v˜err]
12
0 ⇐ [V˜ref ]120 − [v˜sense]120 . (5.1)
it is neccesary to be noted, the digital set point expressed as a same bit of
A/D converter (11 bit).
The fixed-point implementation for the compensator obtained from Fig. 3.12,
is illustrated in Fig. 5.3. As shown, the main compensator coefficients are
quantized. In the following is described, quantization of the coefficients and
u˜PID.
The first is necessary an scaled coefficient, that is given by multiplication be-
tween the compensator scaling factor (λ) and the compensator gains (Kp, Ki,
Kd). The scaling factor is equal to the A/D converter quantization q
(A/D)
Vo
. As
is mentioned previously, corresponding to (3.10), the A/D converter quanti-
zation step over a full scale voltage (1 V) is equal to 4.88 µV.
For the quantization of u˜PID, consider first the proportional term u˜p. This
term can be obtained from a multiplication between the error signal and
proportional coefficient:
[u˜p]
22
−9 ← [K˜p]10−9 × [v˜err]120 . (5.2)
Also the derivative term u˜d can be determined similarly:
[u˜d]
22
−6 ← [K˜d]10−6 × [delta v˜err]120 . (5.3)
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Which delta v˜err[k] is the differential between the previous error:
delta v˜err[k] = v˜err[k]− v˜err[k − 1]. (5.4)
On the other hand, the integral term u˜i can be determined by adding the
two terms. One obtains a multiplication between the error signal and integral
coefficient as above, and the other obtains the integral saturation term u˜i,sat.
Finally, the compensator control signal u˜PID is determined by
u˜PID = u˜p + u˜i,sat + u˜d. (5.5)
As the integral term is a biased signal and needs the largest hardware dy-
namic range between the three control terms, it is necessary the alignment of
both proportional and derivative term to the integral term. The last step is
the saturation of u˜PID to have the compensator output matching the DPWM
resolution. The block diagram of the fixed-point implementation of the PID
compensator is illustrated in Fig. 5.4.
The proposed regulator was experimentally tested, a VHDL code was writ-
ten for the corresponding regulator allowed in FPGA. for importing the HDL
values by PC-console, obviously for the PI compensator Kd,HDL = 0, and the
proportional and integral gains can be quantized by 10 bit over a scale of 2−9,
2−13 respectively. Where the scaled coefficient is determined by
Kˇp = λ ·Kp = (488× 10−6)(36.12) = 176× 10−4,
Kˇi = λ ·Ki = (488× 10−6)(16.49) = 8.04× 10−3.
(5.6)
So, their HDL values are equal to
K˜p = 0000001001× 2−9 = 0.017510 → K˜p,HDL = 66,
K˜i = 00001000010× 2−13 = 0.00810 → K˜i,HDL = 9.
(5.7)
In the integral compensator is existed just the integral term (Kp,HDL = 0,
Kd,HDL = 0) and its HDL value is given by
Kˇi = λ·Ki = (488×10−6)(0.041) = 2.04×10−5 → K˜i,HDL = Kˇi
2−13
∼= 1. (5.8)
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Figure 5.3: Compensator realization with coefficient scaling and quantization
5.3 Experimental results
In this section the results of the experimental analysis will be presented,
that is consist of two parts. The output signals seen by oscilloscope, and
the regulator signals by the signal tap digital logic analyzer of the FPGA
console.
5.3.1 Open-loop characterization
For this measurement, is connected the electronic load to the converter
output and it is set to constant resistance mode with maximum R = 28 Ω.
By programming the FPGA using the quartus prime, can be set the control
command U to achieve the output voltage Vo = 12 V. As the duty cycle
is constant D = 0.58, with the carrier amplitude Nr = 200, the control
command is
D =
U
Nr
→ U = 116. (5.9)
By importing this value into the PC-console, can be seen the output signals
by the oscilloscope as illustrated in Fig. 5.5. As seen, the converter reached
12 V (yellow line), and in this value is existed an average input current equal
to 1 A (green line).
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5.3.2 Closed-loop characterization
For this measurement, is connected a passive resistance to the converter
output R = 22 Ω. In this characterization need to set the sensing value for
regulating the required inductor current. Let’s start first with characteriza-
tion of the sensing channel.
5.3.2.1 sensing characterization
By programming the FPGA, as it mentioned can be set the sensing value
of 512 LSB to achieve the inductor average current 1 A. In case of inte-
gral compensator, also is imported the integral gain value K˜i,HDL = 1 with
K˜p,HDL = 0 and K˜d,HDL = 0. After setting these values it can be seen there
are some difference between experimental and theoretical results. Like so is
regulated the average value 0.81 A of the inductor current by using 512 LSB.
It should be noted that, every 1 LSB, can be changed 1.95 mA according to
IFS
2048
=
4A
2048
= 1.95 mA. (5.10)
So 140 mA is needed to reach 1 A that is proportional to increasing 70 LSB:
140mA
1.95mA
= 70 LSB. (5.11)
Therefore 610 LSB must be used to achieve 1 A averaged regulated. So this
difference can be due to the offset. To acquire the offset value is needed to
measure average value of the inductor current at the set point value imported
which is done every 64 bits. The form of this measurement is reported in
Fig. 5.6. The measured sensed values are shown as red dots which compared
to the linear diagram of theoretical contents that shown in blue. Therefore
it can be seen in the line regression which shown in red with equation of
I¯L = 0.0017Iref − 0.059. (5.12)
It is necessary to mention, at above equation Iref is described in LSB, also the
line equation in ampere. So the slope of this line is 0.0017 which is described
66 5. Experimental verification
𝐶2
𝑣𝑜
𝑖𝐿
Figure 5.5: The oscilloscope display of the open loop Boost converter outputs,
(C2:gate pulse, vo:output voltage, iL:inductor current)
in A
LSB
and also exist an offset value equal to 0.059 A. In the absence of
the offset, the measured dots must be started from zero like the line of the
theoretical values. As seen initial measured dots value is not starting from
zero. As stated before, the sensing value is equal to
vsense =
Iref
2048
= 0.25I¯L,
I¯L =
Iref
0.25× 2048 = 0.0019Iref .
(5.13)
Therefore, is almost compatible with its slope. On the other hand, by mul-
tiplication of the slope value 0.0017 into the full scale value 2048 can be
obtained the inductor average current equal to 3.48 A. So it is different from
the theoretical amount 4 A, because of existence the offset.
On the other hand, was seen in the output display by oscilloscope, the signals
move and have not constant values. As shown in Fig. 5.7 about the inductor
current waveform, the track not stopped and exist a wide of the variation. It
is because of a limit cycle which is happened with 12 bits quantization in the
A/D converter. Therefore it must reach a permanent regime in which the
output voltage fluctuates a little to an intermediate value at 1 A. So can be
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Figure 5.6: The Comparison between measured(red dots) and calculated(blue
line) sensed signal
reduced the resolution of the A/D converter by rounding the digitized signal.
In the VHDL code, it can be done by removing the first least significant bits
nreduce, that is implemented by masking them from the A/D output. It can
be seen experimentally that is necessary to remove 6 bits to reach stability.
Also in theoretical calculation can be defined the number of bits that needed
to be removed. As qAD must be greater than qDPWM , number of reduced bits
described by
q(AD) > q(DPWM) =⇒ 1
2n,reduce
>
2IL · qD
1−D
2n,reduce > 43.5 =⇒ nreduce > 6.
(5.14)
Where
q(DPWM) =
∂IL
∂D
· qD = 2Vg
Ro
· qD
(1−D)3 =
2IL
1−D · qD, (5.15)
with qD =
1
Nr
. Now with removing 6 bits, the set point value must be
rounded by a coefficient of 26 = 64 bits. Then by 610
64
can be produced
the value required as 576 LSB or 640 LSB. Therefore can be reached a stable
system with the average inductor current 1 A regulated, as shown in Fig. 5.8.
As it mentioned by removing bit, certain limit cycle point disappeared.
68 5. Experimental verification
Figure 5.7: The oscilloscope display of the inductor current persistence, at
IL = 1 A(Iref = 610 LSB)
𝑖𝐿
𝐶2
𝑣𝑜
Figure 5.8: The oscilloscope display of the Boost converter outputs, used
Integral compensator with removing 6 bits at IL = 1 A(Iref = 576 LSB),
(C2:gate pulse, vo:output voltage, iL:inductor current)
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Figure 5.9: The oscilloscope display of the inductor current persistence, with
removing 6 bits at IL = 1 A(Iref = 576 LSB)
As seen in Fig. 5.9, the track stops moving and wide of the variation in
the inductor current signal is a negligible value (6 mA), it means that the
waveform remains constant forever. Also can be seen the sensing and A/D
signal acquisition. The Fig. 5.10 shows the graphic of its digital signals.
As seen, the limit cycle is eliminated and switch current is sampled at the
midpoint of the on state switching by a constant sensed signal as 576 LSB. It
should be noted, the switching current has a small transient at the beginning
of each period. Also there are 2048 samples with 8 µs period interval. As it
mentioned previously, A/D is sampled at 50 MHz and the sensing signal is
sampled at the switching frequency 125 KHz. Then the output signal of the
integral compensator is an constant signal.
5.3.2.2 PI compensator characterization
In the case of PI compensator, are imported the gain values as K˜p,HDL =
66, K˜i,HDL = 9, K˜d,HDL = 0. As is seen in the sensing characterization,
based on chart of Fig. 5.6, must put 610 LSB to regulate 1 A for the inductor
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(a)
(b)
Figure 5.10: The graphic of the A/D acquisition by integral compensator:
(a) switch current(blue) and sensing signal(red line), (b) the integral com-
pensator output
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Figure 5.11: The oscilloscope display of the Boost converter outputs, used
PI compensator with removing 6 bits at IL = 1 (Iref = 576 LSB), (C2:gate
pulse, vo:output voltage, iL:inductor current).
averaged current. Also to eliminate the limit cycle must remove 6 bits. The
output display is shown in Fig. 5.11 and Fig. 5.12, which the waveforms
remain stable. The Fig. 5.13 shows the graphic of its digital signals. As
seen, the limit cycle is eliminated by constant sensed signal at 576 LSB and
the output signal of the PI compensator determined by up + ui which has a
constant value.
To verify the sensing gain Hs = 25, is needed to measured the sensing value
vsense and the average inductor current IL as follows. As seen in Fig. 5.11,
the average inductor current is 0.9 A, in the Fig. 5.12 it is equal to 1.02A
and the difference between them is ∆IL = 120 mA. ∆IL is corresponding to
the 64 bits difference between the two implementation value as 576 LSB and
640 LSB that is defined by
64
2048
· 4A = 125 mA. (5.16)
The sensing value measured on the power board at the 576 LSB is 141.8 mV,
and at the 640 LSB is 171.2 mV. The difference between them is equal to
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Figure 5.12: The oscilloscope display of the Boost converter outputs, used
PI compensator with removing 6 bits at IL = 1 (Iref = 640 LSB), (C2:gate
pulse, vo:output voltage, iL:inductor current).
29.4 mV. Therefore
∆vsense
∆IL
= 0.24
=⇒ Hs = 0.24
Rsense
= 24.
(5.17)
To regulate the average current 1.5 A is required 768 LSB as the set point
value. But because of the offset as shown in the diagram of Fig. 5.6, must
be imported 900 LSB. As seen before, with 768 LSB can be regulated 1.24
A. So according to (5.11), is needed to increasing 132 LSB to reach 1.5 A.
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(a)
(b)
Figure 5.13: The graphic of the A/D acquisition by PI compensator with
removing 6 bits at Iref = 576 LSB: (a) switch current(blue) and sensing
signal(red line), (b) the PI compensator output
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Figure 5.14: The oscilloscope display of the Boost converter outputs, used PI
compensator with removing 6 bits at IL = 1.5 A(Iref = 896 LSB), (C2:gate
pulse, vo:output voltage, iL:inductor current)
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Figure 5.15: The oscilloscope display of the Boost converter outputs, used PI
compensator with removing 6 bits at IL = 1.5 A(Iref = 960 LSB), (C2:gate
pulse, vo:output voltage, iL:inductor current)
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(a)
(b)
Figure 5.16: The graphic of the A/D acquisition by PI compensator with
removing 6 bits at Iref = 896 LSB: (a) switch current(blue) and sensing
signal(red line), (b) the PI compensator output
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The oscilloscope display with eliminated limit cycle at 896 LSB and 960
LSB are shown in Fig. 5.14 and Fig. 5.15. As seen, the average inductor
current at the 896 LSB and 960 LSB is equal to 1.43 A, 1.55 A respectively.
Also the sensing value measured on the power board are 278.7 mV (at 896
LSB) and 308.4 mV (at 960 LSB). Therefore the sensing gain can be verified
by
∆vsense
∆IL
=
29.7mV
120mA
= 0.24
=⇒ Hs = 0.24
Rsense
= 24.
(5.18)
Also, the eliminated limit cycle in the scale of regulated 1.5 A is illustrated
by digital signals graphic in Fig. 5.16.
To regulate the average current 2 A is needed to importing 1024 LSB as the
set point value. Also here must be importing 1160 LSB due to the offset.
To achieve a constant waveform without limit cycle is required 1152 LSB
or 1216 LSB by removing 6 bits. The oscilloscope display is illustrated in
Fig. 5.17. The eliminated limit cycle can be seen by graphic of the digital
signals in Fig. 5.18. As is described the transient discussion previously, for
transition in the set point value, the first is necessary to enable a periodic
step variation by acting on the switch intended in the FPGA board. Then
can be imported the desired value of the transition by the reference step in
PC-console. Also the step reference is an 11 bit signed word. In transition
from 1 A to 1.5 A, the set point value must be transferred from 576 LSB
to 896 LSB. Therefore the step reference imported is 320 LSB. The output
display of this transition is shown in Fig. 5.19. As seen, the inductor aver-
aged current has a transient of 0.5 A increasing every switching period. Also
for the output voltage this increase is done. The digital sensing acquisition
which sampled in 1024, change with a difference equal to the step value. Its
graphic is illustrated in Fig. 5.21.
As a same condition, in transition from 1 A to 2 A, the set point has a tran-
sition from 576 LSB to 1152 LSB. So the required reference value is 576 LSB
that its display is illustrated in Fig. 5.20. Also the inductor averaged current
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Figure 5.17: The oscilloscope display of the Boost converter outputs, used PI
compensator with removing 6 bits at IL = 2 A(Iref = 1152 LSB), (C2:gate
pulse, vo:output voltage, iL:inductor current)
has a transient of 1 A increasing every switching period. The Fig. 5.22 illus-
trates the graphic of digital sensing acquisition which changed in step value
equal to 576 LSB, also the PI compensator output is changed identically.
78 5. Experimental verification
(a)
(b)
Figure 5.18: The graphic of the A/D acquisition by PI compensator with
removing 6 bits at Iref = 1152 LSB: (a) switch current(blue) and sensing
signal(red line), (b) the PI compensator output
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Figure 5.19: The oscilloscope display of the Boost converter outputs, used PI
compensator in 0.5 A transition: (a) 200µs/div, (b) 50µs/div, (vo:output
voltage, iL:inductor current)
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Figure 5.20: The oscilloscope display of the Boost converter outputs, used PI
compensator in 1 A transition: (a) multiple period, (b) one (a) 200µs/div,
(b) 50µs/div, (vo:output voltage, iL:inductor current)
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(a)
(b)
Figure 5.21: The graphic of the sensing acquisition by PI compensator in 0.5
A transition(Iref from 576 LSB to 896 LSB): (a) the sensing signal, (b) the
PI compensator output
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(a)
(b)
Figure 5.22: The graphic of the sensing acquisition by PI compensator in 1
A transition(Iref from 576 LSB to 1152 LSB): (a) the sensing signal, (b) the
PI compensator output
Appendix A
Simulink block diagram
Figure A1: Boost open loop operation
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Figure A2: Boost converter block diagram
Figure A3: PWM block diagram
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Figure A4: Boost closed-loop operation
Figure A5: Integral compensator block diagram
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Figure A6: PI compensator block diagram
Appendix B
Matlab script
B.1
1 % *******************************
2 % Open -loop Boost converter
3 % Initialization script
4 % *******************************
5
6 close all;
7 clearvars;
8 clc;
9 % Switching frequency and period
10 fs = 125e3;
11 Ts = 1/fs;
12 % Input voltage
13 Vg = 5;
14 % Boost parameters
15 L = 10e-6; % Inductance
16 rL = 0.05; % Inductor parasitic resistance
17 C = 311e-6; % Capacitance
18 rC = 0; % Capacitor series resistance
19 % Load resistance
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20 R = 28;
21 % PWM
22 D = 0.58;
23 Nr = 200; % PWM carrier amplitude
24 U = D*Nr; % Modulating signal
25 M = 1/(1-D);
26 % Simulation time
27 Tsim = 20e-3;
B.2
1 % *******************************
2 % Closed -loop Boost converter
3 % Initialization script
4 % *******************************
5 close all;
6 clearvars;
7 clc;
8 % Switching frequency and period
9 fs = 125e3;
10 Ts = 1/fs;
11 % Input voltage and output voltage setpoint
12 Vg = 5;
13 Vo = 12;
14 D = (Vo -Vg)/Vo;
15 Vref = 0.25;
16 % power rating
17 Po = 5;
18 % Output current at full load
19 Io = 0.41;
20 % boost parameters
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21 L = 10e-6;
22 rL = 30e-3;
23 C = 311e-6;
24 R = 28.8;
25 % PWM Resolution and Carrier amplitude
26 ndpwm = 14;
27 Nr = 200;
28 % current sensing gain
29 Rsense = 10e-3;
30 % PWM small -signal delays
31 tpwm = Ts/2;
32 sampling_vect = [0 Ts];
33 % A/D and DPWM Quantization
34 qAD = 1/2^11;
35 qu = Nr/2^ ndpwm;
36 % Sensing gain
37 Hs = 25;
38 % Equivalent quantization on vout
39 qPWMo = (qu/Nr)*(Vg/(1-D)^2);
40 qADo = qAD/( Rsense*Hs);
41 % Simulation time
42 Tsim = 20e-3;
43 % **************************************************
44 % I Compensator design with the discretization -based
45 % approach
46 % **************************************************
47 % s-domain modeling of the control -to-output
48 % transfer function
49 s = tf(’s’);
50 delta = 1+(s*(rL+Rsense )*R*C+s*L)/((1-D)^2*R+rL+
51 Rsense )+(s^2*L*C)/((1 -D)^2+( rL+Rsense )/R);
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52 Gids = [2*Vo*(1+s*R*C/2)]/[( rL+Rsense +(1-D)^2*R)*
53 delta];
54 Gids.inputdelay = tpwm;
55 % s-domain uncompensated loop gain
56 Tus = (1/Nr)*Gids*Rsense*Hs;
57 % z-domain uncompensated loop gain
58 % (impulse response discretization)
59 Tuz = c2d(Tus ,Ts,’imp’);
60 % Angular crossover frequency and phase margin
61 wc = 2*pi*5;
62 phim = (pi /180)*45;
63 % Magnitude and phase of Tuz at wc
64 [m,p] = bode(Tuz ,wc);
65 % Uncompensated phase margin
66 phim_u = pi+(pi /180)*p;
67 % Prewarping on wc
68 wcpw = (2/Ts)*tan(wc*Ts/2);
69 % Discrete -time I - additive form (’bilinear ’ type)
70 Ki = (Ts*wcpw )/(m*sqrt (1+( wcpw*Ts /2)^2))
71 % z-domain PI transfer function
72 z = tf(’z’,Ts);
73 Dz = Ki/(1-z^-1);
74 % z-domain compensated loop gain
75 Tz = Dz*Tuz;
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B.3
1 % ************************************************
2 % PI Compensator design with the discretization -
3 % based approach
4 % ************************************************
5 % s-domain modeling of the control -to-output
6 % transfer function
7 s = tf(’s’);
8 delta =1+(s*(rL+Rsense )*R*C+s*L)/((1 -D)^2*R+rL+
9 Rsense )+(s^2*L*C)/((1-D)^2+( rL+Rsense )/R);
10 Gids = [2*Vo*(1+s*R*C/2)]/[( rL+Rsense +(1-D)^2*R)*
11 delta];
12 Gids.inputdelay = tpwm;
13 % s-domain uncompensated loop gain
14 Tus = (1/Nr)*Gids*Rsense*Hs;
15 % z-domain uncompensated loop gain
16 % (impulse response discretization)
17 Tuz = c2d(Tus ,Ts,’imp’);
18 % Angular crossover frequency and phase margin
19 wc = 2*pi *12.5e3;
20 phim = (pi /180)*45;
21 % Definition of wp
22 wp = 2/Ts;
23 % Magnitude and phase of Tuz at wc
24 [m,p] = bode(Tuz ,wc);
25 % Uncompensated phase margin
26 phim_u = pi+(pi /180)*p;
27 % Prewarping on wc
28 wcpw = (2/Ts)*tan(wc*Ts/2);
29 % PI design
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30 wPI = wcpw*tan(phim_u -phim);
31 GPIinf = 1/m/sqrt (1+( wPI/wcpw )^2);
32 % Discrete -time PI - additive form (’bilinear ’type)
33 Kp = GPIinf *(1-wPI/wp)
34 Ki = GPIinf *2*wPI/wp
35 % z-domain PI transfer function
36 z = tf(’z’,Ts);
37 Dz = Kp+Ki/(1-z^-1);
38 % z-domain compensated loop gain
39 Tz = Dz*Tuz;
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